高穩(wěn)定100KHz時鐘發(fā)生電路,100khz clock generator
高穩(wěn)定100KHz時鐘發(fā)生電路,100khz clock generator
關(guān)鍵字：高穩(wěn)定100KHz時鐘發(fā)生電路
Build A 100Khz Crystal Calibrator
By N1HFX
There is a great deal of old amateur gear which many amateurs have decided to restore and bring back to life. While much of the early amateur transceivers work just fine they usually lack a digital readout and must rely on analog dials for tuning. The problem of dial calibration is complicated by the non-linear effects of tuning capacitors. This month's circuit is a 100Khz crystal calibrator using an inexpensive microprocessor crystal and CMOS IC's which are readily available at Radio Shack.
The main problem with building a 100Khz oscillator is the unavailability of 100Khz crystals. Even if you find a vendor willing to cut such a crystal for you, plan on paying $20 or more not including shipping charges. The circuit in Figure 1 uses an inexpensive 8Mhz microprocessor crystal which can be easily obtained from most parts suppliers for about $1. Using a 74HCT393 binary counter IC, we can easily divide down the 8 MHz signal from our crystal into 100Khz or almost any frequency we need.
The circuit in Figure 1 uses a couple of NAND gates (74HCT00 IC) for our 8Mhz crystal oscillator. Capacitor C2 actually helps us tune the crystal to the exact frequency, Use any value of C2 from about 22pf to about 82pf to get the oscillator on frequency. In the prototype, 68pf worked fine for most of the crystals tested. For an exact frequency, replace C2 with a 22pf and add a 50pf trimmer capacitor in parallel. By adjusting the 50pf trimmer capacitor, we can easily get the crystal exactly on frequency. The first NAND gate is our oscillator while the second NAND gate acts as a buffer and conditions the signal. This signal is then fed into the clock pulse input of one of the 4 bit binary counters in IC2. By taking the output from the Q3 signal, we have now divided the signal by 16 giving us 500Khz. This signal is now fed into the clock pulse input of the second 4 bit binary counter. In the first counter we tied the MR (clock reset) line to ground. In the second counter, we need the count to reset when we reach a binary five, which will allow us to divide the 500Khz by 5. For this counter, we used the last 2 remaining NAND gates in IC1 to detect the desired value. When we reach the correct reset interval, the MR line goes high resetting the counter to zero and allowing us to effectively divide by 5. The 100Khz output is taken from the Q2 line and is coupled through capacitor C4.
If you prefer, this circuit can be easily changed to a 50Khz calibrator by wiring pins 13 & 14 of IC1 into pins 10 and 8 of IC2. See Figure 2 for details. This arrangement makes the second counter reset at binary 10 which divides the 500Khz by 10 giving us the desired 50Khz.
The HCT series CMOS logic IC's require a 5 volt power supply just like the old TTL logic series. In this circuit we used a 5 volt zener diode, D1, along with resistor R2 to get 12 volts down to 5 volts. Capacitor C3 is used primarily for bypassing the oscillator and must be used in this circuit. If you prefer to power this circuit from a 9 volt battery, then reduce resistor R2 to 220 ohms for best performance.
If you plan to install this circuit inside a transceiver, feed the output directly to the receiver front end. Make certain you have connected it after the TR relay so that the circuit doesn't get zapped by RF from the transmitter side. Also, you will want to install an ON/OFF switch which will interrupt the 12V line going to the circuit. As with all static sensitive CMOS IC's, use special handling precautions and do not leave out those IC sockets.
This circuit has been found to generate accurate birdies at every 100Khz and will be an excellent aid in getting that old rig right on frequency. The accuracy of the 100Khz birdies will depend on how close the 8Mhz oscillator is on frequency. With the difficulty in getting crystals for specific frequencies, this circuit gives new meaning to the words "Divide and Conquer".
要產(chǎn)生100千赫茲頻率的電路，如果采用晶體管搭建的LC震蕩電路，當(dāng)要求頻率很穩(wěn)定時比較困難，而采用晶體震蕩器則容易實現(xiàn)，而低頻率的晶體震蕩器又不容易獲得，下面的電路就能夠?qū)㈩l率較高的晶體震蕩器通過適當(dāng)?shù)碾娐份敵鲱l率較低的信號。
電路原理簡單，通過IC1的門電路，晶體以及外圍電路組成8M赫茲震蕩器，通過IC2分頻獲得100千赫茲信號。
DE N1HFX
下圖是產(chǎn)生50千赫茲的電路，13腳接上圖的IC2的6腳就可以了。
元件清單
Parts List
| C1
聲明：本文內(nèi)容及配圖由入駐作者撰寫或者入駐合作網(wǎng)站授權(quán)轉(zhuǎn)載。文章觀點僅代表作者本人，不代表電子發(fā)燒友網(wǎng)立場。文章及其配圖僅供工程師學(xué)習(xí)之用，如有內(nèi)容侵權(quán)或者其他違規(guī)問題，請聯(lián)系本站處理。
舉報投訴
發(fā)布評論請先 登錄 相關(guān)推薦
熱點推薦
傾佳電子基于SiC MOSFET 的 3kW 高頻 (100kHz) CCM 圖騰柱 PFC 設(shè)計、分析與效率建模傾佳電子基于SiC MOSFET 的 3kW 高頻 (100kHz) CCM 圖騰柱 PFC 設(shè)計、分析與效率建模 傾佳電子（Changer Tech）是一家專注于功率半導(dǎo)體和新能源汽車連
請問如何確定和配置 HRPWM 周期值？你好，我想控制PWM開關(guān)頻率，精度為10MHz±1%（100KHz）。
PSoC? Control C3 可以為 PWM 外設(shè)提供 240MHz 時鐘。因此，通過設(shè)置 Period=24，PWM
發(fā)表于 08-12 08:24
XL4016是一個180 KHz的固定頻率 PWM降壓（降壓）DC/DC轉(zhuǎn)換器頻率振蕩器。PWM控制電路能夠調(diào)節(jié)占空比線性從0到100%。一個在內(nèi)置電流保護功能。當(dāng)短路保護功能發(fā)生時操作頻率將從180KHz到48KHz
發(fā)表于 07-01 15:18
?0次下載
為什么使用評估板EVAL-AD7760收集的數(shù)據(jù)中會出現(xiàn)周期性毛刺？為什么使用評估板 EVAL-AD7760 收集的數(shù)據(jù)中會出現(xiàn)周期性毛刺。以下是無信號輸入、差分輸入 100kHz、1.35Vpp 正弦波、差分輸入 100kHz、2.5Vpp 正弦波的圖像（采集了約 8,000,000 個點）。
發(fā)表于 04-15 07:41
LTC6432-15 100kHz至1.4GHz差分ADC驅(qū)動器/IF放大器技術(shù)手冊。 這款獨特的器件能夠在 100kHz 至 1GHz 的頻段內(nèi)同時實現(xiàn)低噪聲、無可比擬的線性度和平坦的增益。
DLPC350的I2C快速模式無法通信，標(biāo)準模式不穩(wěn)定怎么解決？
現(xiàn)象：I2C快速模式400KHZ完全無法通信，DLPC350沒有給任何的ACK信號，標(biāo)準模式100KHZ能正常通信但是不穩(wěn)定，會出現(xiàn)送出的SUBADDR沒有ACK的問題，大部分時候都能正常通信
發(fā)表于 02-24 06:25
AD7841需要設(shè)置為以100KHZ或者1KHZ采樣率對連續(xù)128點采樣時，應(yīng)該怎么設(shè)置采樣率？
您好，我現(xiàn)在在用ADS7841，芯片資料上說它最高可以達到200KHZ的轉(zhuǎn)換率，我想問下 當(dāng)我需要設(shè)置為以100KHZ或者1KHZ采樣率對連續(xù)128點（或更過點的采樣時）采樣時，應(yīng)該怎么設(shè)置采樣率
發(fā)表于 02-07 06:39
ADS1178轉(zhuǎn)換速率是否只與MODE有關(guān)，與輸入時鐘無關(guān)？
看了ADS1178的數(shù)據(jù)手冊，輸入時鐘CLK范圍是100kHz到27MHz之間，SCLK推薦為CLK的1、1/2等
問題：
1、轉(zhuǎn)換速率是否只與MODE有關(guān)，與輸入時鐘無關(guān)？若設(shè)置MODE為0
發(fā)表于 01-24 07:21
ads8681標(biāo)稱1mHz的采樣率，如果要采樣100khz的信號，是否可以正確采樣，能否旁路低通濾波器？
請問，ads8681標(biāo)稱1mHz的采樣率，但是有個低通濾波器，似乎只能猜到15khz以下的信號，請問如果要采樣100khz的信號，是否可以正確采樣，能否旁路低通濾波器，謝謝
發(fā)表于 12-30 06:47
請問DS90UB903Q的IIC工作頻率必須為100KHz嗎？
問題：DS90UB903Q的IIC工作頻率必須為100KHz嗎？
問題發(fā)生條件：芯片配置：DS90UB903Q的工作電壓為1.8V，VCCIO為3.3V；MODE=1，PDB=1；Rid=0ohm
發(fā)表于 12-26 07:08
做一個信號發(fā)生器，用FPGA產(chǎn)生正弦數(shù)字信號，然后選用DAC8830作為數(shù)字轉(zhuǎn)模擬,有雜波的原因？芯片也是隔離開了的
輸出100KHz左右的正弦波的時候，有個30KHz的頻率
輸出90KHz左右的正弦波的時候，有個40KHz的頻率
為什么想要的頻率跟雜波的頻率剛好想加為130
發(fā)表于 12-24 06:51
tms320280021 adc采樣波形，為什么adc采樣頻率上來波形就不好了？使用芯片內(nèi)部ad采樣，ad時鐘配置為最高100mhz，采樣時間配置15時鐘周期。timer 200k觸發(fā)采樣，使能dma中斷，在dma中斷賦值，采樣波形亂存在缺相。
設(shè)置100khz觸
發(fā)表于 12-13 16:56
需要1k~100kHZ可調(diào)的正弦波，電壓也可調(diào)，有推薦的芯片嗎？
需要1k~100kHZ可調(diào)的正弦波， 電壓也可調(diào)， 有推薦的芯片嘛？ DAC8532是否可以呢
發(fā)表于 12-13 07:19
想要測量100KHZ的正弦波的幅值，用ADS1258可以嗎？
我想要測量100KHZ的正弦波的幅值，用ADS1258可以嗎？是需要先轉(zhuǎn)換成直流然后進行測試嗎？ 有沒有相關(guān)的案例，謝謝
發(fā)表于 12-13 06:01
DAC7821+OPA277輸出信號在10kHz以上失真了怎么解決？
最近嘗試使用FPGA制作DDS信號發(fā)生器，想要產(chǎn)生頻率在100Hz-100kHz可調(diào)的正弦波，使用DAC7821+OPA277組合作為DA模塊。
在時鐘為1MHz時，調(diào)節(jié)發(fā)生的正弦波
發(fā)表于 12-10 06:22
版權(quán)所有 ? 湖南華秋數(shù)字科技有限公司 長沙市望城經(jīng)濟技術(shù)開發(fā)區(qū)航空路6號手機智能終端產(chǎn)業(yè)園2號廠房3層（0731-88081133） 電子發(fā)燒友 （電路圖） 湘公網(wǎng)安備43011202000918 工商網(wǎng)監(jiān)
湘ICP備2023018690號-1
|
評論