通過TCL添加IO分配

如果要分配的IO比較多，也可以通過TCL來添加 IO分配。在interface界面通過Export Design和import Design來導(dǎo)出導(dǎo)入isf約束。

通過導(dǎo)出isf可以查看相關(guān)的語法,以下是導(dǎo)出的T20部分IO約束的語法。

 Efinity Interface Configuration# Version: 2023.2.307.3.17# Date: 2024-04-23 12:11## Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.## Device: T20F256# Package: 256-ball FBGA (final)# Project: C12_logic_convert# Configuration mode: active (x1)# Timing Model: I4 (final)
# Device settingdesign.set_device_property("1A","VOLTAGE","3.3","IOBANK")design.set_device_property("1B_1C","VOLTAGE","3.3","IOBANK")design.set_device_property("1D_1E","VOLTAGE","3.3","IOBANK")design.set_device_property("3A_3B_3C","VOLTAGE","3.3","IOBANK")design.set_device_property("3D_3E","VOLTAGE","3.3","IOBANK")design.set_device_property("4A","VOLTAGE","3.3","IOBANK")design.set_device_property("4B","VOLTAGE","3.3","IOBANK")design.set_device_property("BR","VOLTAGE","1.2","IOBANK")design.set_device_property("TL","VOLTAGE","1.2","IOBANK")design.set_device_property("TR","VOLTAGE","1.2","IOBANK")design.set_device_property("cfg","RECONFIG_EN","0","RU")

# Create instancedesign.create_input_gpio("adc_data_in",13,0)design.create_input_gpio("ram_addr",15,0)design.create_output_gpio("ram_data_out",15,0)design.create_output_gpio("acc_done")design.create_input_gpio("acc_en")design.create_input_clock_gpio("adc_clk_in")design.create_input_gpio("adc_ora")design.create_pll_input_clock_gpio("clk")design.create_input_gpio("drive_switch_in")design.create_output_gpio("drive_switch_out")design.create_input_gpio("fifo_rst_in")design.create_input_gpio("laser_fire_in")design.create_output_gpio("laser_fire_out")desin.create_output_gpio("laser_trig")design.create_output_gpio("led0")design.create_output_gpio("led2")design.create_input_gpio("ram_cs")design.create_input_gpio("ram_rd")

我們可以通過這種方式快速添加IO位置約束。

審核編輯黃宇

聲明：本文內(nèi)容及配圖由入駐作者撰寫或者入駐合作網(wǎng)站授權(quán)轉(zhuǎn)載。文章觀點(diǎn)僅代表作者本人，不代表電子發(fā)燒友網(wǎng)立場。文章及其配圖僅供工程師學(xué)習(xí)之用，如有內(nèi)容侵權(quán)或者其他違規(guī)問題，請聯(lián)系本站處理。舉報投訴