資料介紹
MM74HC160 Synchronous
Decade Counter with Asynchronous Clear
MM54HC161/MM74HC161 Synchronous
Binary Counter with Asynchronous Clear
MM54HC162/MM74HC162 Synchronous
Decade Counter with Synchronous Clear
MM54HC163/MM74HC163 Synchronous
Binary Counter with Synchronous Clear
General Description
The MM54HC160/MM74HC160, MM54HC161/
MM74HC161, MM54HC162/MM74HC162, and
MM54HC163/MM74HC163 synchronous presettable counters
utilize advanced silicon-gate CMOS technology and internal
look-ahead carry logic for use in high speed counting
applications. They offer the high noise immunity and low
power consumption inherent to CMOS with speeds similar
to low power Schottky TTL. The 'HC160 and the 'HC162 are
4 bit decade counters, and the 'HC161 and the 'HC163 are
4 bit binary counters. All flip-flops are clocked simultaneously
on the low to high transition (positive edge) of the CLOCK
input waveform.
These counters may be preset using the LOAD input. Presetting
of all four flip-flops is synchronous to the rising edge
of CLOCK. When LOAD is held low counting is disabled and
the data on the A, B, C, and D inputs is loaded into the
counter on the rising edge of CLOCK. If the load input is
taken high before the positive edge of CLOCK the count
operation will be unaffected.
All of these counters may be cleared by utilizing the CLEAR
input. The clear function on the MM54HC162/MM74HC162
and MM54HC163/MM74HC163 counters are synchronous
to the clock. That is, the counters are cleared on the positive
edge of CLOCK while the clear input is held low.
The MM54HC160/MM74HC160 and MM54HC161/
MM74HC161 counters are cleared asynchronously. When
the CLEAR is taken low the counter is cleared immediately
regardless of the CLOCK.
Two active high enable inputs (ENP and ENT) and a RIPPLE
CARRY (RC) output are provided to enable easy cascading
of counters. Both ENABLE inputs must be high to
count. The ENT input also enables the RC output. When
enabled, the RC outputs a positive pulse when the counter
overflows. This pulse is approximately equal in duration to
the high level portion of the QA output. The RC output is fed
to successive cascaded stages to facilitate easy implementation
of N-bit counters.
All inputs are protected from damage due to static discharge
by diodes to VCC and ground.
Decade Counter with Asynchronous Clear
MM54HC161/MM74HC161 Synchronous
Binary Counter with Asynchronous Clear
MM54HC162/MM74HC162 Synchronous
Decade Counter with Synchronous Clear
MM54HC163/MM74HC163 Synchronous
Binary Counter with Synchronous Clear
General Description
The MM54HC160/MM74HC160, MM54HC161/
MM74HC161, MM54HC162/MM74HC162, and
MM54HC163/MM74HC163 synchronous presettable counters
utilize advanced silicon-gate CMOS technology and internal
look-ahead carry logic for use in high speed counting
applications. They offer the high noise immunity and low
power consumption inherent to CMOS with speeds similar
to low power Schottky TTL. The 'HC160 and the 'HC162 are
4 bit decade counters, and the 'HC161 and the 'HC163 are
4 bit binary counters. All flip-flops are clocked simultaneously
on the low to high transition (positive edge) of the CLOCK
input waveform.
These counters may be preset using the LOAD input. Presetting
of all four flip-flops is synchronous to the rising edge
of CLOCK. When LOAD is held low counting is disabled and
the data on the A, B, C, and D inputs is loaded into the
counter on the rising edge of CLOCK. If the load input is
taken high before the positive edge of CLOCK the count
operation will be unaffected.
All of these counters may be cleared by utilizing the CLEAR
input. The clear function on the MM54HC162/MM74HC162
and MM54HC163/MM74HC163 counters are synchronous
to the clock. That is, the counters are cleared on the positive
edge of CLOCK while the clear input is held low.
The MM54HC160/MM74HC160 and MM54HC161/
MM74HC161 counters are cleared asynchronously. When
the CLEAR is taken low the counter is cleared immediately
regardless of the CLOCK.
Two active high enable inputs (ENP and ENT) and a RIPPLE
CARRY (RC) output are provided to enable easy cascading
of counters. Both ENABLE inputs must be high to
count. The ENT input also enables the RC output. When
enabled, the RC outputs a positive pulse when the counter
overflows. This pulse is approximately equal in duration to
the high level portion of the QA output. The RC output is fed
to successive cascaded stages to facilitate easy implementation
of N-bit counters.
All inputs are protected from damage due to static discharge
by diodes to VCC and ground.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 高速CMOS邏輯預(yù)置計(jì)數(shù)器CD54/74HC161 CD54/74HCT161 CD54/74HC163 CD54/74HCT163數(shù)據(jù)表
- 4位同步二進(jìn)制計(jì)數(shù)器SN54HC163 SN74HC163 數(shù)據(jù)表
- HD74HC160/HD74HC161/HD74HC162/HD74HC163 數(shù)據(jù)表
- HD74HC160/HD74HC161/HD74HC162/HD74HC163 數(shù)據(jù)表
- 74HC163英文手冊 1次下載
- TC74HC240,TC74HC244/TC74HC241
- 74LS163A pdf datasheet
- 74HC4040 pdf datasheet
- 74HC4050 pdf datasheet
- 74HC4049 pdf datasheet
- 74HC367 pdf datasheet
- 74HC366 pdf datasheet
- 74HC356 pdf datasheet
- 74HC161 pdf datasheet
- 74HC74A pdf datasheet
- 74ls163是同步清零嗎 1668次閱讀
- 74ls163是幾進(jìn)制同步計(jì)數(shù)器 1224次閱讀
- 74hc573怎么使用 74hc573可以仿真嗎 1.6w次閱讀
- 74HC154的簡單介紹 74hc154應(yīng)用電路圖分析 2.3w次閱讀
- 74ls161與74ls163有什么區(qū)別 5.9w次閱讀
- 74ls163中文資料匯總(74ls163引腳圖及功能_內(nèi)部結(jié)構(gòu)圖及應(yīng)用電路) 13.8w次閱讀
- 74ls04和74hc04有什么區(qū)別_74ls04/74hc04簡介 2.8w次閱讀
- 電源芯片74HC4953引腳功能(74HC4953內(nèi)部結(jié)構(gòu)及封裝) 4.6w次閱讀
- 74hc165級聯(lián)用法(74hc165級聯(lián)電路圖及程序) 5.2w次閱讀
- 74hc165使用方法(74hc165功能_內(nèi)部結(jié)構(gòu)圖_時序圖) 5.3w次閱讀
- 74hc165中文資料詳細(xì)(74hc165工作原理_引腳圖及功能_應(yīng)用電路_邏輯圖) 20.1w次閱讀
- 基于74HC138的簡單解析 1.4w次閱讀
- 74hc165和74hc164有何不同_74hc165和74hc164區(qū)別 3.2w次閱讀
- 74HC04和74HC14的具體區(qū)別詳解 9.4w次閱讀
- 74hc138和74ls138的區(qū)別 4.8w次閱讀
下載排行
本周
- 1ATX電源 FSP_ATX-300PAF電路圖資料
- 0.18 MB | 2次下載 | 2 積分
- 2索尼333ESL電路圖資料
- 10.11 MB | 2次下載 | 免費(fèi)
- 3TINA-TI 模擬電路設(shè)計(jì)、仿真和分析軟件中文教程
- 3.83 MB | 0次下載 | 5 積分
- 4PCD3300_-30V_500mA超低噪聲線性穩(wěn)壓電源技術(shù)手冊
- 1.05 MB | 次下載 | 免費(fèi)
- 5PCD3302_-36V_600mA超低噪聲線性穩(wěn)壓電源技術(shù)手冊
- 1.10 MB | 次下載 | 免費(fèi)
- 6RK628D數(shù)據(jù)手冊
- 2.27 MB | 次下載 | 1 積分
- 724通道LED驅(qū)動BCT3024技術(shù)手冊
- 0.95 MB | 次下載 | 免費(fèi)
- 8SV8541A、SV8542A、SV8544A 微功率低噪聲運(yùn)算放大器技術(shù)手冊
- 1.54 MB | 次下載 | 免費(fèi)
本月
- 148V到5KW無橋LLC雙向逆變器的電路原理圖免費(fèi)下載
- 0.26 MB | 157次下載 | 10 積分
- 22KW逆變側(cè)功率管的損耗如何進(jìn)行計(jì)算詳細(xì)公式免費(fèi)下載
- 0.40 MB | 33次下載 | 2 積分
- 3高功率密度碳化硅MOSFET軟開關(guān)三相逆變器損耗分析
- 2.27 MB | 33次下載 | 5 積分
- 4STM32F10x參考手冊資料
- 13.64 MB | 12次下載 | 1 積分
- 5光伏并網(wǎng)逆變器原理
- 7.31 MB | 7次下載 | 2 積分
- 6星火6J3-1交直流二波段收音機(jī)電路圖資料
- 1.86 MB | 6次下載 | 免費(fèi)
- 7S7-200 可編程序控制器系統(tǒng)手冊
- 12.81 MB | 5次下載 | 免費(fèi)
- 8PID控制算法學(xué)習(xí)筆記資料
- 3.43 MB | 4次下載 | 2 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935134次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420064次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233089次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191422次下載 | 10 積分
- 5十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183352次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81600次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73818次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65991次下載 | 10 積分
評論