資料介紹
This circuit is a synchronous, reversible, up/down counter.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
The 191 is a 4-bit binary counter. Synchronous operation is
provided by having all flip-flops clocked simultaneously so
that the outputs change simultaneously when so instructed
by the steering logic. This mode of operation eliminates the
output counting spikes normally associated with asynchronous
(ripple clock) counters.
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input, if the
enable input is low. A high at the enable input inhibits counting.
Level changes at either the enable input or the down/
up input should be made only when the clock input is high.
The direction of the count is determined by the level of the
down/up input. When low, the counter counts up and when
high, it counts down.
This counter is fully programmable; that is, the outputs may
be preset to either level by placing a low on the load input
and entering the desired data at the data inputs. The output
will change independent of the level of the clock input. This
feature allows the counters to be used as modulo-N dividers
by simply modifying the count length with the preset inputs.
The clock, down/up, and load inputs are buffered to lower
the drive requirement; which significantly reduces the number
of clock drivers, etc., required for long parallel words.
Two outputs have been made available to perform the cascading
function: ripple clock and maximum/minimum count.
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows. The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists. The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used, or to the clock input if parallel enabling is used. The
maximum/minimum count output can be used to accomplish
look-ahead for high-speed operation.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- 同步4位二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位上/下二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位上/下二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 同步4位十進(jìn)制和二進(jìn)制計(jì)數(shù)器數(shù)據(jù)表
- 構(gòu)建LED二進(jìn)制計(jì)數(shù)器
- 8位同步二進(jìn)制遞減計(jì)數(shù)器-74HC40103
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;同步復(fù)位-74HC_HCT163
- 雙4位同步二進(jìn)制計(jì)數(shù)器-74HC_HCT4520
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;同步復(fù)位-74LVC163
- 可預(yù)置同步4位二進(jìn)制向上/向下計(jì)數(shù)器-74HC_HCT193
- 可預(yù)置同步4位二進(jìn)制計(jì)數(shù)器;異步復(fù)位-74LVC161
- PLC實(shí)例講解之計(jì)數(shù)器值以二進(jìn)制輸出資源下載 22次下載
- 二進(jìn)制加計(jì)數(shù)器淺析 6次下載
- 3位二進(jìn)制計(jì)數(shù)器 1次下載
- TTL二進(jìn)制同步可逆計(jì)數(shù)器
- 74ls163是幾進(jìn)制同步計(jì)數(shù)器 1224次閱讀
- 二進(jìn)制處理中的一些技巧 605次閱讀
- 二進(jìn)制加法的實(shí)現(xiàn)細(xì)節(jié) 2855次閱讀
- 構(gòu)建一個4位二進(jìn)制計(jì)數(shù)器 5244次閱讀
- 數(shù)字二進(jìn)制計(jì)數(shù)器的設(shè)計(jì)和實(shí)現(xiàn) 1868次閱讀
- 減法計(jì)數(shù)器的結(jié)構(gòu)原理 1.8w次閱讀
- 二進(jìn)制解碼器到底是什么 6269次閱讀
- 如何利用二進(jìn)制數(shù)實(shí)現(xiàn)BCD碼的轉(zhuǎn)換 2.8w次閱讀
- 74ls163應(yīng)用電路圖大全(N進(jìn)制計(jì)數(shù)器\分頻電路\時鐘脈沖) 8w次閱讀
- 格雷碼與二進(jìn)制的轉(zhuǎn)換 1.8w次閱讀
- 二進(jìn)制數(shù)據(jù)壓縮算法 2w次閱讀
- 74ls160構(gòu)成24進(jìn)制計(jì)數(shù)器 16.9w次閱讀
- 74LS161集成計(jì)數(shù)器電路(2、3、4、6、8、10、60進(jìn)制計(jì)數(shù)器) 45.1w次閱讀
- 74ls161制作24進(jìn)制計(jì)數(shù)器設(shè)計(jì) 12.5w次閱讀
- 基于74LS192千進(jìn)制可逆計(jì)數(shù)器的設(shè)計(jì)與研究 9388次閱讀
下載排行
本周
- 1珈港科技JC100安全芯片簡介
- 466.19 KB | 1次下載 | 免費(fèi)
- 2068 HJJF-1000K 三相 無高低檔 說明書
- 462.90 KB | 次下載 | 免費(fèi)
- 3三坐標(biāo)深腔掃描技術(shù)解決汽車穩(wěn)定桿機(jī)殼斜齒同軸度檢測難題
- 349.13 KB | 次下載 | 免費(fèi)
- 4高性能三坐標(biāo)測量系統(tǒng)全面覆蓋半導(dǎo)體設(shè)備各類核心部件的檢測需求
- 583.31 KB | 次下載 | 免費(fèi)
- 5RY1228AD10 雙降壓2通道電源管理單元(PMU)數(shù)據(jù)手冊
- 0.52 MB | 次下載 | 免費(fèi)
- 6LN1179系列 30V 低功耗 500mA CMOS 電壓穩(wěn)壓器數(shù)據(jù)手冊
- 1.29 MB | 次下載 | 免費(fèi)
- 7Zynq-7000 SoC與7系列設(shè)備內(nèi)存接口解決方案數(shù)據(jù)手冊
- 17.53 MB | 次下載 | 10 積分
- 8FII-PRA006/010使用說明
- 10.93 MB | 次下載 | 10 積分
本月
- 1常用電子元器件集錦
- 1.72 MB | 24496次下載 | 免費(fèi)
- 2三相逆變主電路的原理圖和PCB資料合集免費(fèi)下載
- 27.35 MB | 113次下載 | 1 積分
- 3蘋果iphone 11電路原理圖
- 4.98 MB | 19次下載 | 5 積分
- 4PC2456高壓浪涌抑制器控制器數(shù)據(jù)手冊
- 3.03 MB | 14次下載 | 免費(fèi)
- 5PC2464具理想二極管的浪涌抑制控制器數(shù)據(jù)手冊
- 4.42 MB | 9次下載 | 免費(fèi)
- 6ssd1306單片 CMOS OLED/PLED 驅(qū)動芯片中文手冊
- 1.66 MB | 8次下載 | 1 積分
- 7PC2466高電壓浪涌抑制器數(shù)據(jù)手冊
- 3.37 MB | 8次下載 | 免費(fèi)
- 8EMC電路設(shè)計(jì)工程師必備的EMC基礎(chǔ)
- 0.42 MB | 7次下載 | 2 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935132次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420064次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233089次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191401次下載 | 10 積分
- 5十天學(xué)會AVR單片機(jī)與C語言視頻教程 下載
- 158M | 183345次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81593次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73816次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65990次下載 | 10 積分
電子發(fā)燒友App






創(chuàng)作
發(fā)文章
發(fā)帖
提問
發(fā)資料
發(fā)視頻
上傳資料賺積分
評論